Categories

JAVA DATEBASE
Technology Network Community
Oracle Database
Fusion Middleware
Development Tools
Java
Desktop
Server & Storage Systems
Enterprise Management
Berkeley DB Family
Cloud Computing
Big Data
Business Intelligence
Architecture
Migration and Modernization
E-Business Suite
Siebel
PeopleSoft Enterprise
JD Edwards World
Industries
JD Edwards EnterpriseOne
User Productivity Kit Pro (UPK) and Tutor
Governance, Risk & Compliance (GRC)
Master Data Management (MDM)
Oracle CRM On Demand
On Demand: SaaS and Managed Applications
AutoVue Enterprise Visualization
Primavera
ATG
Agile PLM
Endeca Experience Management
Fusion Applications
Archived Forums

 



Tags

OpenSPARC


architecture simulator with timing information for opensparc t1


Hi,  Is there a FREE architecture simulator with timing information that can be used for performance estimation for opensparc t1?  Thanks!

Is there a FREE architecture simulator with timing information  that can be used for performance estimation for opensparc t1?  The OpenSPARC distributions come with two functional simulators, SAM and Legion.   OpenSPARC target processors are also suported by the M5 simulator from Univ. of Michigan.  An OpenSPARC community member, Dr. David Penry (http://www.ece.byu.edu/faculty/dpenry/) at BYU, is now working to generate cycle-accurate timing information from the SAM simulator by combining it with the Liberty Simulation Environment (http://liberty.princeton.edu/Software/LSE/).   Community members are encouraged to port existing tools supporting OpenSPARC hardware or software development to a broader variety of host platforms (Windows or MacOS, anyone?  ) and/or make useful new tools available.

The M5 Full System Simulator -- www.m5sim.org


Related Links

Running regression on FPGA
New project ideas on OpenSparc T1
question of installing SAM
openSPARC T2: How to get data on the STB (Store Buffer)
Slower OpenSPARC on FPGA
L1 Cache Coherence in Dual FPGA OpenSparc
Synplicity problems
sparc-sam-T2 can't bootup
OpenSPARCT1 Regression Golden Model Check
How I convert a 'C' testcase in to SPARC assembly
SAS and fsr register
Read memory contents
Question about the number of CPUs that can be simulated on SAM & efficiency
Opensparc T1 1.1.7 & Xilinx
HELP: Checkpointing/Regression Scripts/SIMS Command in OpenSPARC T1???
doubts on sas